Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

E-MOSFET(Two reverse biased PN junctions)

Status
Not open for further replies.

Xilver

Newbie level 1
Joined
Jul 5, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Lasbella
Activity points
6
Hi there!
This is my first post.
In EMOSFET when Gate to Source voltage Vgs=O and Drain to Source Voltage Vds is at some positve potential then there are two reverse biased junctions. How?????? 1404573862469.jpg
read the paragraph.
 

One junction has zero bias if Vbs=0. You left that bit out.
You refer to the body not at all.

The body should always be biased such that neither of the
junctions goes forward-conducting. That's not a "how?".
That's an application rule, to keep Bad Things from happening.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top