Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Challenge can be many I would specify few.
1. Placement : As frequency increase then PD engineer gets shorter time period per cycle b/w FF which will result in tight constraints... Need a placement strategy by PD engineer.
2.. CTS... If your placement is not good then you have high skew and latency.
3. Routing : Routing congestion .. GRC map
4. Timing: Even if your placement cells are near and they are violating by 50ps. engineer starts adding buffer or upsize the cells... which can result in increase in the utilization locally.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
