Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Better way for Inverter Layout design

Status
Not open for further replies.

masummist

Newbie level 4
Joined
Oct 25, 2013
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
30
Hello,

Could anyone please tell me which one is optimized and better way to design an inverter layout?

Inverter Dimension
PMOS width is 4u
NMOS width is 2u

Untitled.jpg

Thanks
 

The right one (NMOS with 2 fingers, too) is the better layout: less input gate series resistance, less parasitic output capacitance, and saves real estate area.
 

As erikl said, right one is better. You should always try to minimize drain cap and try to use minimum area...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top