Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can I solve the phase ambiguity of half rate Bang-Bang phase detector based CDR?

Status
Not open for further replies.
R

ruwan2

Member level 5
Joined
Nov 29, 2011
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,141
**broken link removed**
**broken link removed**

Hi,
I simulate a half rate Bang-Bang phase detector based CDR, which has 4 phases output: 0, 45, 90 and 135. The VCO output 0 and 90 outputs are used to sample data signal. I find that the VCO can converge to (lock) to the data with two (180 opposite phases) under two conditions. The two cases has two different phase errors while the frequencies are the same.

I do not find error yet. Should the phase ambiguity exist? Or, what is wrong in my design/simulation?



Thanks,


I know that it is right now.
 
Last edited:

only a ham would consider a "bang bang" pll. How about just getting a modern PLL chip and using it properly?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top