Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why worst case delay reports Setup violations and best case reports Hold violations.

Status
Not open for further replies.
A

arjun2145

Newbie level 4
Joined
May 22, 2014
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
44
Hi All,

i've a confusion why worst case report is considered as the Max delay violation(Setup violation) and Best case report as Min delay(hold violations).


And why we always calculate the hold violations at the launching flop.


thanks in advance,
Arjun
 

worst case, means the lowest speed for the element, so if you reach your target frequency in this corner your design will reach at least the same frequency in the best corner (fastest speed).

For the hold time, below 130nm, it is better to check the hold time in best and worst corners.
In 65nm we saw hold time issue when we cross, the RC best/worst/typical with the corner worst/best, I means we have multiple corners, like worst-RC worst, worst-rc best, worst-rc typical...., and we check the hold time in all of this mode.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top