Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

test pattern generator...

Status
Not open for further replies.

gnseeta.btech

Newbie level 6
Joined
Mar 5, 2014
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
90
hello,
im doing m.tech project.could anyone suggest me how to extend the paper "Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes" to get a better result.im going to implement using verilog.actually my idea is to modify the test pattern generator.can anyone suggest me a better tpg to be implemented.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top