Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

NSD Layer in CMOS devices

Status
Not open for further replies.
T

tweethy

Junior Member level 2
Joined
Feb 6, 2012
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
What is an NSD layer in CMOS devices? Why is is it used? When I run a DRC, I am getting the following violation.

NSD Space NSD < 0.350 .

What does this mean?
 

NSD layer is used to define your nMOS.
MOAT + NSD + Gate will give nMOS device.
DRC error will inform that there is some violation in your layout.

NSD,PSD layers are used to define nMOS and pMOS respectively.
Have NSD,PSD visible in your layout and check the violation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top