Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Continuous Time Linear Equalizer with DFE in Receiver

Status
Not open for further replies.

duglas lau

Newbie level 1
Joined
Apr 1, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
Hi,

How can we draw a circuit level diagram of a single stage CTLE with DFE? DFE is in z-domain and CTLE transfer function in s-domain. How this problem can be addressed at circuit level?

Regards,
Duglas
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top