Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

sum of absolute difference computation using verilog for fpga

Status
Not open for further replies.
Y

yupina-chan

Member level 2
Joined
Nov 27, 2013
Messages
51
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
397
hi. i need to compute the sum of absolute differences of image histogram from bins 0 to 255. this will be used for my image comparison. i have coded my own and simulation worked right but my problem is that after compilation, the total logic elements shown is 70% already and this is only for a 12x12 input image. my final input image is 640x480. can somebody help me with coding efficiently?
 

Nobody can help you with optimizing your code, if you don't post the code. Most of the people on this forum don't have crystal balls. ;-)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top