Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to choose specifications for delay locked loop

Status
Not open for further replies.
N

nagula suresh

Junior Member level 3
Joined
Jan 23, 2005
Messages
29
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Activity points
270
delay locked loop

hi
i am doing a project on delay locked loop
could u help me in choosing the specifications
how to search for recent data sheets

thanku
suresh
 

Re: delay locked loop

delay lock loop is used to lock the phase
not the fre.
 

Re: delay locked loop

Hi,

what is your apllication for DLL ?.
It is used in memories ,clock recovery circuits,frequency multiplication etc.

Generally the specifications are
1.clock frequency
2.locking time and clock cycles required
3.jitter values sometimes clock skew values are required.
4.apllication
5.digital DLL or analog DLL.

Added after 3 minutes:

Hi,

I have seen some information about DLL specifications in EDAboard forum,the
address is given below it is useful.Also search in the forum you will get some information about DLL in it.
 

Re: delay locked loop

thanks for this info

Added after 4 minutes:

from sgsnet
 

delay locked loop

u can have spec from JEDEC site for DDR SDRAM
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top