Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

insertion of buffers to fix max cap and max trans DRV violation

Status
Not open for further replies.
S

sg0786

Newbie level 3
Joined
Sep 28, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,304
Hello I am using cadence encounter and need to fix drv violations of max cap and max tran after placement stage. one way is to insert a buffer. What is the command to do that?
thanks in advance
 

optdesign -drv, will fix the drv for the setup analysis view.
 
  • Like
Reactions: sg0786

    S

    sg0786

    Points: 2
    Helpful Answer Positive Rating
rca said:
optdesign -drv, will fix the drv for the setup analysis view.
Click to expand...

I tried this command but still getting max cap of -0.1 and max trans of -0.01.

Is there any commend (in encounter ) to insert buffer manually at a particular pin ?
 

you could increased the drv margin with:
Code: 
setOptMode -drcMargin 0.150 ;# add 15% DRV margin to the 20% extra margin already added by default by the tool.
setOptMode -fixFanoutLoad    true      ; # default false: Fixes max fanout violations to reduce runtime
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top