Anna_fpga
Newbie level 1
Hi all,
I am new to verification framework development for FIRMWARE in Systemverilog . The firmware has been developed in VHDL.
Does the firmware and the verification environment can be written in different languages?
Does the verification framework developed in systemverilog could understand the firmware written in vhdl?
Please help me
Thanks
Anna
I am new to verification framework development for FIRMWARE in Systemverilog . The firmware has been developed in VHDL.
Does the firmware and the verification environment can be written in different languages?
Does the verification framework developed in systemverilog could understand the firmware written in vhdl?
Please help me
Thanks
Anna