Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

NMOS Bulk connections - Source -Bulk voltage

Status
Not open for further replies.

shaikss

Full Member level 4
Joined
Jun 18, 2007
Messages
229
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
3,319
Hi,

Rf voltage is fed as input to NMOS source. RF input has both positive and negative voltage.
Bulk of NMOS is connected to most negative voltage in the complete circuit.
Now, the RF voltage has negative component.
So, how should I connect the bulk of NMOS?

How will the positive VSB(source- Bulk) and negative VSB (Source-bulk) impact?
What and how should be the bulk current for NMOS?

RF input is fed to source of NMOS and gate is being fed by control voltage of 1V. Bulk is grounded. Now, when I check the VSB, its has both positive and negative cycles. What is the impact of this behavior on the overall design? When I checked the bulk current, it is around 400uA when the width of MOS is 40um.

Pls help me out.


Note: All discussion is related to NMOS.
 
Last edited:

I see that you are asking at Edaboard about MOSFET bulk connections since about 18 months.

I presume you know that source and drain are isolated from substrate by a junction. The "impact" of forward biasing a substrate junction should be quite obvious.

To avoid substrate currents, the source or drain should not swing below junction potential by e.g. 0.3 V. IN a rectifier circuit, the NMOS substrate could be e.g. connected to negative DC output.
 

I see that you are asking at Edaboard about MOSFET bulk connections since about 18 months.

I presume you know that source and drain are isolated from substrate by a junction. The "impact" of forward biasing a substrate junction should be quite obvious.

To avoid substrate currents, the source or drain should not swing below junction potential by e.g. 0.3 V. IN a rectifier circuit, the NMOS substrate could be e.g. connected to negative DC output.

The only bothering thing to me is that the negative peak is always lower than the negative DC voltage. So, II order body effects still exists. Since it is time varying input signal and if reference point is not fixed, then the RF input signal has its reference to any voltage. In those aspects, it will be difficult to understand to which voltage our bulk should be tied to avoid body effects.
 

Hi,

It is no matter you connect bulk with most negative voltage..

Because in Nwell process....the substrate is P substrate .. So it is better to give low potential to substrate and it is easy to do layout...

thanks
 

The question is, does the negative voltage exceed diode forward voltage, respectively do you drive considerable current into the substrate diodes. But I don't think that there are much alternatives than connecting the substrate to DC-.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top