Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

parasitic capacitances and inductances in CMOS small signal model

Status
Not open for further replies.
O

Osawa_Odessa

Banned
Joined
Dec 31, 2012
Messages
168
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
0
I want to ask a question about small signal model for power amplifier using CMOS. I need to design one at about 2GHz, do I need to care about parasitic capacitances, inductances such as Cgs, Cgd, Lg,...
 

First, you should use nonlinear large signal model instead of small signal model.If you use simplified small signal model, you would make a big mistake..
Second,those capacitances are not constant, inversely they are bias dependent and all you should is to simulate under preferred bias conditions.Cadence is the right tool for that and it will give you model elements under that bias condition.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top