+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Banned
    Points: 1,299, Level: 8

    Join Date
    Dec 2012
    Posts
    168
    Helped
    1 / 1
    Points
    1,299
    Level
    8

    parasitic capacitances and inductances in CMOS small signal model

    I want to ask a question about small signal model for power amplifier using CMOS. I need to design one at about 2GHz, do I need to care about parasitic capacitances, inductances such as Cgs, Cgd, Lg,...

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 30,915, Level: 42
    BigBoss's Avatar
    Join Date
    Nov 2001
    Location
    Turkey
    Posts
    4,540
    Helped
    1365 / 1365
    Points
    30,915
    Level
    42

    Re: parasitic capacitances and inductances in CMOS small signal model

    First, you should use nonlinear large signal model instead of small signal model.If you use simplified small signal model, you would make a big mistake..
    Second,those capacitances are not constant, inversely they are bias dependent and all you should is to simulate under preferred bias conditions.Cadence is the right tool for that and it will give you model elements under that bias condition.



--[[ ]]--