Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Effects of flop's hold time problems

Status
Not open for further replies.

corgan

Member level 3
Joined
Jan 15, 2002
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
319
Hold time quesiton..

If a flop has hold time problem, then it will become metastable.
And the voltage level of Q(output) of the flop couldn't be determinate.

Is the above statement correct?
 

Hold time quesiton..

not exactly.

The metastability is caused by a small timing window around the clock edge.

If hold time violation happens, the output value goes to unknown/arbitrary value typically.
 

Re: Hold time quesiton..

in simulation, if a dff have hold violation, the Q should be X state ( unknow state).
but in real chip, the Q should be low voltage or high voltage, but can not be determine low or how. also said, no X state in real chip, it only occure in simulation.
 

Re: Hold time quesiton..

hold time is basically time req by a data toremain stable, after valid clk edge ,
metastability will also caused by set up violation
 

Re: Hold time quesiton..

how can i eliminate hold time warnnings issued by the EDA tools? Thanks.
 

Re: Hold time quesiton..

yes, what you said is right. If a flop has hold time problem, then it will become

metastable.And the voltage level of Q(output) of the flop couldn't be determinate.



corgan said:
If a flop has hold time problem, then it will become metastable.
And the voltage level of Q(output) of the flop couldn't be determinate.

Is the above statement correct?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top