amitjagtap
Full Member level 5
Deal all,
I m getting high timing score for two clk nets in Xilinx ISE, how to minimize timing score or make it zero.
Can any one explain step by step.
Thanks
I m getting high timing score for two clk nets in Xilinx ISE, how to minimize timing score or make it zero.
Can any one explain step by step.
Thanks