Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

meaning of term "mapped design" in "DFT Compiler Scan User Guide"

Status
Not open for further replies.

beeflobill

Member level 3
Joined
Jun 6, 2012
Messages
61
Helped
8
Reputation
18
Reaction score
7
Trophy points
1,288
Activity points
1,872
meaning of term "mapped design" in "DFT Compiler Scan User Guide"

I'm reading the document "DFT Compiler Scan User Guide". I've come across the term "mapped design" and the opposite "unmapped design". What is the difference between these two in the context of this document? I must be missing an important concept because I don't have a clue what this is referring to.

From looking at the diagrams, it seems that a unmapped design simply starts out with the design RTL, and I therefore suppose that a mapped design has already been processed by dc_shell somehow.

- - - Updated - - -

Oh, silly me, I think I figured it out. The unmapped design simply refers to the design in dc_shell before synthesis. In other words, the design elements have been mapped to cells in a particular technology library.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top