Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Area constraint in synthesis

Status
Not open for further replies.
A

amitk3553

Advanced Member level 4
Joined
Jul 20, 2012
Messages
117
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
DELHI, INDIA
Activity points
1,982
Hello all,

We use constraint like set maximum area or set minimum area in synthesis constraints

Then about which area we talk???

Its area of an IP or area of cell or area of something else?


Regards
cam
 

Its the area of the design that you are trying to synthesize in terms of the cells from the library
 

its a design level constraint i.e. applies to the current design. Basically it sets a target area of the design. Although to my knowledge only design compiler supports it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top