Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Phase shift full bridge converter with synchronous rectification

Status
Not open for further replies.

Romeo shashi

Junior Member level 1
Joined
Mar 11, 2013
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,403
Hi,
I would like to simulate fullbridge DC DC converter with the following parameters in LT spice with 95% efficiency. Here Iam doing synchronous rectification on the secondary side the delay between SA,SB and SC,SD is 50ns and overlap between M5&M6 is 100ns with dutycycle of 45%. but Iam getting efficiency around 85% (Pi=1887&Po=1608) but Iam aiming for 3k output power what parameters i can change in the ckt to get required power? how much duty is efficient to achieve ZVS with synch-rectification?
Please find my simulation pics in the attachments.

my specifications are:
i/p vol - 400v
o/p voltage - 28v
o/p power - 3kw
Frequency - 1mhz
 

Attachments

  • ckt.png
    ckt.png
    30.6 KB · Views: 84
  • output wf.png
    output wf.png
    33.7 KB · Views: 90
  • Timing diag.png
    Timing diag.png
    110.5 KB · Views: 89

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top