Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to use best case, worst case, typical case of a technology

Status
Not open for further replies.
O

onion2014

Member level 1
Joined
Mar 25, 2013
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
NY
Activity points
1,574
hi all, i have a question about dc command: set_operating_conditions -min BESTCASE -max WORSTCASE

i notice that there are three .db files under the synthesis library directory, which are XXXbc.db XXXwc.db and XXXtc.db respectively. I browse through the respective .lib files, they are the same technology library but with different operating conditions. If I want to use set_operating_conditions command, I need to use the bestcase and worstcase, which are in different .db files.

So should I include two .db file in my target_library?

thanks in advance.
 

You need first to know the range of voltage in which your application will works.
In simplified synthesis run, you select the most difficult corner, means which one is most difficult to reach the setup during the synthesis step.
During the PnR steps, you could run in MMMC mode, means multiple mode, and multiple corner, and check the setup and hold for how many corners you want.
 
so for safe, i use the xxxwc.db as target library and then include both the xxxwc.db and xxxbc.db in the link_library, and then in the dc script, I use set_operating_conditions -min BESTCASE -max WORSTCASE? if so, dc will check timing using either bestcase or worstcase, right? but finally, dc will generate gate level netlist using the target_library, right?

thanks.

rca said:
You need first to know the range of voltage in which your application will works.
In simplified synthesis run, you select the most difficult corner, means which one is most difficult to reach the setup during the synthesis step.
During the PnR steps, you could run in MMMC mode, means multiple mode, and multiple corner, and check the setup and hold for how many corners you want.
Click to expand...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top