Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Get positive slack using Design Compiler

Status
Not open for further replies.
T

tony_taoyh

Full Member level 2
Joined
Oct 20, 2004
Messages
131
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,785
design compiler worst slack

Hi,

Good day.

For the synthesis using Design compiler, is there any option
to let the synthesis get the positive slack?

For example, I want the worst slack to be +0.15 ns,
how to get it?

Please do not use "set_clock_uncertainty" command.

Thanks a lot.
 

you can create clock with it's period less 0.15ns than actual period.
 

This is same as set_clock_ncertainty.

In Ambit, there is one option:
do_optimization -slack 0.15.

do_optimization = optimize in DC.


Thanks.
 

set_critical_range 0.15 will make compiler to cosider paths which slack is less 0.15
as critical path and do more optimization.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top