Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VCS using compiled vhdl lib with verilog

Status
Not open for further replies.

meir

Junior Member level 3
Joined
Jan 16, 2013
Messages
26
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,283
Activity points
1,431
Hi All
I have created a compiled library using

vhdlan -w xilinxcorelib -f xilinxcorelib/xilinxcorelib_compile_order.do

When this library is compiled with a verilog file list
(i.e. the verilog file list includes +vhdllib+<lib>)

vcs -f <verilog_file_list>

I get :
Error-[VLIB_LIBUNMAPPED] Missing library map
Previously analyzed design unit resides in library 'IEEE', which has since
become unmapped.
The show_setup command shows all of the mappings for the libraries. Please
use this command to validate that the named library above is mapped to a
physical directory in your synopsys_sim.setup file.

Any ideas ?
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top