Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Active HDL-Gate Level Simulation

Status
Not open for further replies.

mangohaha

Newbie level 5
Joined
Sep 6, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,345
Synplify pro finished the synthesis, output files are :
edf-design netlist in the format of the supported target place-and-route tool;
srs—output by the compiler stage of the process, contains the RTL
level (schematic) view of the design. This is the representation displayed
through the RTL view in HDL Analyst.

Which one should be used for the GLS on active HDL?

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top