Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

implementation of filter design

Status
Not open for further replies.
H

harinii

Newbie level 2
Joined
Dec 18, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
Hi all!!

We use a delay unit in the feed back path to implement z-1 in FIR/IIR system design. I am curious to know how to implement 'z' and positive powers of z if they appear in the tranfer function.

Sorry if the question seems a bit stupid :-(

Thanks
 

1) algebraically convert your transfer function so that all your z terms have negative exponents. then-->each z term represents a number of clock delays of it's input.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top