+ Post New Thread
Results 1 to 12 of 12
  1. #1
    Full Member level 6
    Points: 4,856, Level: 16

    Join Date
    Jan 2004
    Posts
    383
    Helped
    52 / 52
    Points
    4,856
    Level
    16

    How to design a USB 2.0 PHY ?

    Anyone has some circuit references that can guide me thru the design
    of USB2.0 PHY including Tx, Rx, CDR, PLL and logic RTL?

    •   AltAdvertisement

        
       

  2. #2
    Full Member level 1
    Points: 2,008, Level: 10

    Join Date
    Nov 2004
    Posts
    113
    Helped
    1 / 1
    Points
    2,008
    Level
    10

    usb2 phy design

    U can search the UTMI & USB2.0 spec. They can give u some reference.

    BTW, just u one? If u have not enough analog & digital experience, I think it is very difficult to design an USB2.0 PHY.



  3. #3
    Full Member level 1
    Points: 1,848, Level: 9

    Join Date
    Oct 2004
    Posts
    119
    Helped
    6 / 6
    Points
    1,848
    Level
    9

    philips usb2.0 phy

    You must understand the spec of USB2.0 if will start to this project.
    I think it is difficult to understand the spec may be the analog circuit is the second.



  4. #4
    Full Member level 2
    Points: 2,382, Level: 11

    Join Date
    Jul 2004
    Posts
    124
    Helped
    2 / 2
    Points
    2,382
    Level
    11

    usb1.1 usb2.0 eye pattern

    Why don't you use off the shelf IC? There are a lot of USB controller that is inexpensive and you can come up with a schematic in a few hours.

    If you have to implement in FPGa, you still need a external pll, transceiver, ... and a lot of stuffs.



  5. #5
    Advanced Member level 2
    Points: 5,256, Level: 17

    Join Date
    Jul 2001
    Posts
    597
    Helped
    14 / 14
    Points
    5,256
    Level
    17

    usb2.0 phy design

    USB 2.0 PHY

    receiver -> use data recovery circuit , have 2 type solution ,
    1 is use PLL 480M * N and lock it
    2 use semi digital use multi phase 480M clock latch signal

    2 is easy implemant

    transmit is easy , you should only send 480M bit data 17.76ma
    and use Resistor =47Ohm for impedance match

    but you should know USB2 have eye pattern issue , if your clock jitter is large
    eye pattern will fail ..


    UTMI is PHY digital interface



    •   AltAdvertisement

        
       

  6. #6
    Full Member level 2
    Points: 2,388, Level: 11

    Join Date
    Feb 2004
    Location
    Nador City
    Posts
    121
    Helped
    2 / 2
    Points
    2,388
    Level
    11

    usb phy site:edaboard.com

    Yes

    cy7c68013

    Bye



  7. #7
    Newbie level 4
    Points: 1,452, Level: 8

    Join Date
    Dec 2004
    Posts
    6
    Helped
    0 / 0
    Points
    1,452
    Level
    8

    USB2.0 PHY design

    I JUST USE USB1.1



  8. #8
    Member level 2
    Points: 2,008, Level: 10

    Join Date
    Jun 2003
    Posts
    45
    Helped
    4 / 4
    Points
    2,008
    Level
    10

    USB2.0 PHY design

    there are many IP availible,
    include the PLL(480M), Tx, Rx, NRZ,INRZ, UTMI(8b/16b),
    and It is more much about the chip , cypress, philips, Hyun, ....



    •   AltAdvertisement

        
       

  9. #9
    Full Member level 5
    Points: 4,047, Level: 14

    Join Date
    Jul 2001
    Posts
    286
    Helped
    8 / 8
    Points
    4,047
    Level
    14

    Re: USB2.0 PHY design

    Are there some free papers or thesis discuss on this topic can be download?



  10. #10
    Full Member level 4
    Points: 2,234, Level: 10

    Join Date
    Dec 2004
    Posts
    230
    Helped
    10 / 10
    Points
    2,234
    Level
    10

    Re: USB2.0 PHY design

    usb2.0 phy
    design is not easy
    you should know RF high speed digital
    and basic analog



  11. #11
    Newbie level 3
    Points: 1,274, Level: 8

    Join Date
    Dec 2005
    Posts
    4
    Helped
    0 / 0
    Points
    1,274
    Level
    8

    Re: USB2.0 PHY design

    I am doing this, researching some resources about it.
    Who can mails me some?



  12. #12
    Full Member level 6
    Points: 6,603, Level: 19

    Join Date
    Jan 2000
    Location
    EARTH
    Posts
    347
    Helped
    669 / 669
    Points
    6,603
    Level
    19

    Re: USB2.0 PHY design

    Please look up the NXP and SMSC web site for USB2 or OTG PHY devices and informations

    :F



--[[ ]]--