Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can't determine definition of operator ""xor"

Status
Not open for further replies.
K

knip

Newbie level 3
Joined
Mar 2, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,314
I have the following type definitions
Code: 
    subtype msgBlock_t is std_logic_vector((Z-1) downto 0);
    subtype msgBlock_u_t is unsigned((Z-1) downto 0);

    type msgBlocks_t is array((K_B-1) downto 0) of msgBlock_t;
    type msgBlocks_u_t is array((K_B-1) downto 0) of msgBlock_u_t;

    signal shMsgBlocks_u: msgBlocks_u_t;
    signal shMsgBlocks: msgBlocks_t;

I tried to convert the unsigned vector into a std_logic_vector using
Code: 
shMsgBlocks = msgBlocks_t(shMsgBlocks_u);
but it doesn't work so now I'm using
Code: 
        c_g: for i in 0 to K_B-1 generate
            c_g_i: shMsgBlocks(i) <= std_logic_vector(shMsgBlocks_u(i));
        end generate c_g;

but when I do a XOR operation:
Code: 
    xor_L1: for i in 0 to (K_B/2)-1 generate
        xor_L1_i: out_xor_L1 <= shMsgBlocks(2*i) xor shMsgBlocks(2*i+1);
    end generate xor_L1;
the following error appears

Error (10327): VHDL error at lambda.vhd(112): can't determine definition of operator ""xor"" -- found 0 possible definitions

I know that std_logic_vector has to be used for memories/registers, while the unsigned type for binary numbers without sign.
I need to use the unsigned type in my circuit because of the rol (rotate left) function.
I cannot avoid to mix the two types.
What is better to do in these cases ?
 

I think you've identified your problem: you can't use XOR with two different types. You need to convert one or the other. (Not sure if XOR works with both std_logic_vector and unsigned)
 

you can use unsigned just fine for memories and registers. Avoid std_logic_vector as much as possible where its not needed.
 

Is it possible to use the xor operator for unsigned ?
 

yes it is.

You didnt show the definition of out_xor_L1
 

Code: 
subtype msgBlock_t is std_logic_vector((Z-1) downto 0);	
type xorL1_t is array ((K_B/2)-1 downto 0) of msgBlock_t;
 

Missing index for out_xor_L1? I guess you got confused with the various subtypes and types.
 

I replaced all std_logic_vector with unsigned and I fixed that error. Now it compiles. The problem is that I have a very long vector as input (unsigned(323 downto 0)) and so the Fitter gave me an error because there are not enough pins. Can I store this vector in a pre-initiliazed register ? Or is there something else I can do to avoid this problem?
 

knip said:
Or is there something else I can do to avoid this problem?
Click to expand...

Yes. By not defining a 324 bit wide input into the fpga. One simple solution that will work and does not require me to understand the full details of your design is ... use a shift register to shift in this data. Since you ask if you can also use a pre-initialized register I am guessing the time it takes to shift in data is not going to be an issue.
 

I replaced all std_logic_vector with unsigned and I fixed that error.
Click to expand...
Fine. But not plausible according to the information you gave. Most likely you changed another detail...
 

TrickyDicky said:
you can use unsigned just fine for memories and registers. Avoid std_logic_vector as much as possible where its not needed.
Click to expand...

Oftentimes the vendor IP tools will generate memories (and even math functions like accumulators) with std_logic_vector rather than signed or unsigned. Then you are stuck with having to convert.

And I've heard the warning to 'use unsigned rather than slv'. Why? It would seem to me that the tools are going to optimize everything anyway.
 

Oftentimes the vendor IP tools will generate memories (and even math functions like accumulators) with std_logic_vector rather than signed or unsigned. Then you are stuck with having to convert.
Click to expand...
They are apparently trying to keep strict downwards compatibility to legacy designs, including their own junk IP that still uses Synopsis libraries internally. But it's easy to write wrappers around the vendor IP. Or put the conversion directly into the component instantation.

And I've heard the warning to 'use unsigned rather than slv'. Why? It would seem to me that the tools are going to optimize everything anyway.
Click to expand...
In terms of gate level logic, signed/unsigned is just a bit vector as well. Which unwanted optimization should take place that doesn't occur for std_logic_vector?
 

barry said:
Oftentimes the vendor IP tools will generate memories (and even math functions like accumulators) with std_logic_vector rather than signed or unsigned. Then you are stuck with having to convert.
Click to expand...

I meant creating memories by inference. At least with quartus you can infer a ram from any bit type (signed, unsigned, std_logic_vector, ufixed and sfixed) plus also constrained integers.
So why use unsigned over std_logic_vector? well thats the whole point of strong typing. If you dont like the type system, go to verilog.
 

TrickyDicky said:
So why use unsigned over std_logic_vector? well thats the whole point of strong typing. If you dont like the type system, go to verilog.
Click to expand...

WHAT'S the whole point of strong typing? I've seen this "mandate" many times, but never a good explanation. I can't see any difference in operations on unsigned vs slv.
 

Re: Can't determine definition of operator &quot;&quot;xor&quot;

With strong typing, you can often convey your intent without having to explain in the code.
With SLV, lets say you have 3 SLVs, one carrying an unsigned value, one a signed, and a 3rd just a bus. There is no way to tell this without context or commenting. With strong typing this information is placed with the declaration, so it should be clear isntantly what it's doing.

If strong typing, you are first forced to ensure all items are the correct type, so some errors are picked up by the compiler that would be allowed through in other languages. This is why there arnt really any serious linting tools for VHDL, as its quite difficult to force something with VHDL.

- - - Updated - - -

Also, with SLV arithmatic, without specific typing, its a bit of a pain in the arse and long winded to do signed and unsigned arithmatic in the same file.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top