Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Higher and lower bandwidth in 4 stage amplifier

Status
Not open for further replies.
S

surianova

Advanced Member level 1
Joined
Sep 1, 2004
Messages
411
Helped
30
Reputation
60
Reaction score
8
Trophy points
1,298
Location
ASIA
Activity points
3,266
bandwidth

hi all,

When i design the limiting amplifier that consists of 4 stages, i found out that if the first 2 stage more lower bandwidth (12G) and cascase with 2 last stage more higher bandwidth (16G), overall you can get more bandwidth (5G) compare to high bandwidth to lower bandwidth cascading only get 4G, any reason for that?

Suria
 

Re: bandwidth

You should have the same result regardless of the sequence...
 

Re: bandwidth

Here you should appreciate the Bode plot in obtaining the frequency ac response of the cascaded stage, lower bandwidth corresponds to lower db/decade slope compared to higher bandwidth. Hope this helps

Rgds
 

Re: bandwidth

If you want to exactly understand about it.

I suggest you to use open-circuit time constants method to analyze your topo.

then you will see what serversly effect your bandwidth.

If you don't know the "open circuit time constant", you can see "tomath lee".
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top