Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem with UART. Need to test UART with variable baud rate on altera de2 115 board

Status
Not open for further replies.
S

satty_008

Newbie level 5
Joined
Jan 4, 2013
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,388
Problem with UART code in VHDL... Please Help

process (rst, clk, cycle_wait)
variable wait_clk_cycles : STD_LOGIC_VECTOR ((nBitsLarge-1) downto 0);
variable half_cycle : STD_LOGIC_VECTOR ((nBitsLarge-1) downto 0);
begin
if rst = '1' then
wait_clk_cycles := (others => '0');
half_cycle := '0' & cycle_wait(cycle_wait'high downto 1);
genTick <= '0';

Can anyone please explain the highlighted line.


Also what is meant by oversampling with refrence to UART?
 
Last edited:

I presume you don't expect anybody to explain the meaning of this arbitrary code snippet.

'0' & cycle_wait(cycle_wait'high downto 1) is a concatenation operation, a usual way to combine bits and bit vector selections to a new bit vector.

In this case it's setting the leftmost bit to zero and copying all except the rightmost bit of cyccle_wait to the result. In other words, it's a logical right shift.
 

FvM said:
I presume you don't expect anybody to explain the meaning of this arbitrary code snippet.

'0' & cycle_wait(cycle_wait'high downto 1) is a concatenation operation, a usual way to combine bits and bit vector selections to a new bit vector.

In this case it's setting the leftmost bit to zero and copying all except the rightmost bit of cyccle_wait to the result. In other words, it's a logical right shift.
Click to expand...


Thank you... That was helpful.. :):)

could you also please tell me what is meant by oversampling ?
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top