Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

gate level modelling of fir filter in verilog

Status
Not open for further replies.
S

snehajose

Newbie level 3
Joined
Nov 12, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
hi everyone,
my seminar uses an FIR filter that has reduced number of multipliers. so my code need to consider the structure. do i need to code it in gate level?
the filter coeffficients obtained from matlab is 64 bit. how can i convert it to lower bits or how can i directly use them as signed numbers in verilog?
expecting your help and thanking you....
 

The problem hasn't to do with gate level, I think. It's just about fixed point arithmetic. Normally, you'll want to simulate the effect of coefficient length reduction in Matlab and define the exact fixed point filter represention for the final implementation.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top