Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Naming conventions in schematic and layout

Status
Not open for further replies.

BB11

Member level 4
Joined
Jan 4, 2010
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,828
Hello

I have a question regarding naming conventions in layout and schemtics. Suppose I use vdd! and vss! to represent in my layout for vdd and gnd. When i run a testbench simulation, i assign the local value vdd! to the master value vdd. But i still see that my ouput is not as expected. Could anyone help me with this?

Thanks

BB
 

It was too simple just to use two labels. Someone had to invent other schemes just to confuse things.

There are several labeling schemes:
Vcc / Vee
Vdd / Vss
V+ / gnd
etc....

Furthermore if you have a bipolar supply, what do you call the negative polarity? We tend to understand Vdd and Vss (or Vcc and Vee) are already taken to mean V+ and ground. So it looks like it's all relative.

I guess it's too hard to settle on a comprehensive standard at this point.

As for how to make progress with your simulation, try a different set of labels. Or eliminate a few labels and substitute a voltage source with a numeric value.

Avoid connecting two voltage sources directly together.

Also, I have wondered if there might be a situation in a simulator, where it will permit us to label two points 'ground', yet it turns out to be impossible for the simulator to maintain both of them at 0V. This would be an error that would put the strain on our ability to track it down.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top