Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DC Synthesis constraints Vs PT STA Constraints

Status
Not open for further replies.
A

analog_fever

Junior Member level 3
Joined
Dec 26, 2008
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,505
Just want to know the opinion of the forum. Is it preferred to use exactly the same set of constraints for both synthesis using DC, and STA using PrimeTime?

Does the synthesis tool use the false path specifications, or max transition constraints?

Or can we use a simpler constraint file to do synthesis, and then use a more elaborate constraint file for STA?
 

Back when I was working on ASICs the false path specification would be used by DC to not try any timing optimizations to improve that path. The max transitions would result in DC beefing up the drivers used if the path had a large number of loads. Don't know if there have been improvements on the wire models to be more conservative. I remember we had issues with the models being a little to optimistic.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top