+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Advanced Member level 3
    Points: 3,827, Level: 14

    Join Date
    Oct 2011
    Posts
    772
    Helped
    5 / 5
    Points
    3,827
    Level
    14

    FPGA synthesis and false path

    Is it necessary to set false path during FPGA synthesis? How can it be done if it is yes?

    Regards

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 2
    Points: 5,197, Level: 17

    Join Date
    Jan 2012
    Posts
    658
    Helped
    310 / 310
    Points
    5,197
    Level
    17

    Re: FPGA synthesis and false path

    Quote Originally Posted by sun_ray View Post
    Is it necessary to set false path during FPGA synthesis?
    Setting a false path is only necessary if the path truly is false and can never occur.
    How can it be done if it is yes?
    Consult the instructions for the FPGA synthesis tool that you are using.

    Kevin Jennings



    •   AltAdvertisment

        
       

  3. #3
    Newbie level 1
    Points: 14, Level: 1

    Join Date
    Dec 2012
    Posts
    1
    Helped
    0 / 0
    Points
    14
    Level
    1

    Re: FPGA synthesis and false path

    It depends strongly on your design if it is necessary or not
    Some timing violations can be ignored, e.g. the hardware sets an register-bit but it doesnt matter if this bit is really set in the next cycle or some cycle later.
    In that case you're allowed either to set a false path or a multicycle path



    •   AltAdvertisment

        
       

  4. #4
    Advanced Member level 4
    Points: 8,890, Level: 22
    Achievements:
    7 years registered

    Join Date
    May 2010
    Location
    Marin
    Posts
    1,485
    Helped
    354 / 354
    Points
    8,890
    Level
    22

    Re: FPGA synthesis and false path

    defining false path is only required to meet the timing. if you could do without it's safer, because you are sure to not cut any unwanted path.



--[[ ]]--