Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Internal & External path violation fixing

Status
Not open for further replies.
S

syed_dawood

Newbie level 4
Joined
Oct 19, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,333
Hi All ,

I have internal and external violations in my design . By Internal I mean Reg to reg paths, By external I mean " Input pin to reg " and " reg to output pin " .
How to I go about fixing them ?? Should I remove my internal and external setup violations first and then fix hold ? Or should I fix both seupt and hold internally and then go to external violations ???

Thanks
 

syed_dawood said:
Hi All ,

I have internal and external violations in my design . By Internal I mean Reg to reg paths, By external I mean " Input pin to reg " and " reg to output pin " .
How to I go about fixing them ?? Should I remove my internal and external setup violations first and then fix hold ? Or should I fix both seupt and hold internally and then go to external violations ???

Thanks
Click to expand...

I think you'd better fix R2R setup timing , then fix all hold timing for R2R , IO path.
Finally, you'd better clear all hold, if setup spec can not meet, you can slow down the clock frequency to meet.
 

For input to reg or reg to output violations, you should know if you have any timing constraint for this I/O.
If not, you could relax the I/O to/from reg timing.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top