+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 1
    Points: 17, Level: 1

    Join Date
    Nov 2012
    Posts
    1
    Helped
    0 / 0
    Points
    17
    Level
    1

    Altera FPGA Verilog Code İmage proceessing Help

    Hi ı have a problem about this verilog code ı dont understand what does it mean ? Can someone explain this code thanks...


    reg [0:0] pix_flop, R_B_line, new_img, new_line;
    input pclk, vsync, hsync;

    always @(posedge hsync) begin
    R_B_line <= ~R_B_line;
    if(~new_img) R_B_line <= 0;
    end

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 14,946, Level: 29
    mrflibble's Avatar
    Join Date
    Apr 2010
    Posts
    2,724
    Helped
    687 / 683
    Points
    14,946
    Level
    29

    Re: Altera FPGA Verilog Code İmage proceessing Help




--[[ ]]--