Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SoC Encounter: Post-APR timing issues

Status
Not open for further replies.

sonofflynn

Junior Member level 2
Joined
Mar 22, 2012
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,426
I'm a beginner at using Encounter and am running into some issues. The timing analysis reports in Encounter show no setup or hold time violations in my design. However, after I import the layout into Virtuoso and run a simulation on the PEX extracted view (R+C only), there are several violations (they appear to be hold time violations). I tried increase set_min_delay, with the hopes that Encounter would fix these problems, but it didn't fix all of them. I am using .18um technology and my design is running at a fairly slow speed. Does anyone have an idea what is going wrong or what steps I should take to make sure my design is functioning 100% correct?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top