Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding Layout designing in 28nm

Status
Not open for further replies.

Prashanthanilm

Full Member level 5
Joined
Aug 24, 2012
Messages
302
Helped
36
Reputation
72
Reaction score
36
Trophy points
1,308
Activity points
2,950
Hello all,
I am not able to find the clarity in understanding the below rules:
1>PO.R.2
2>PP.EN.1

And what about PMET layer? Where it is used and all?

Hoping for a quick response.

Thank you,
Prahanthanilm
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top