Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] combining verilog, vhdl and system verilog environments for a total environment

Status
Not open for further replies.

hpb

Member level 2
Joined
Oct 11, 2012
Messages
47
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,578
hello,
here is an interesting scenario..
i`ve main design coded in vhdl...
processor bfm in systemverilog...
and a micron memory model in verilog...
Using modelsim Altera 6.6d, how to verify the main design.
what are steps to be followed during instantiation....

waiting for replies.....
 

In general, using VHDL, Verilog and SystemVerilog together in a design requires no special steps. The ASIC i am working on has hundreds of blocks wriiten in all three HDLs and I have not had to do anything differently than I would if all modules were written in the same HDL.

Specifically, though, the question of whether or not your particular version of Modelsim can use mixed HDLs would be answered by the manual or on Altera's website.

r.b.
 

thank u r.b. for ur reply...
nw my question is while compiling the files vhdl uses vcom command and verilog/systemvg use vlog. then compiling all the modules do i need to seperatethe module like
1.vcom (specifying vhdl files/modules)
2.vlog (specifying verilog/smvlg files/modules)?
 

thank u r.b. for ur reply...
nw my question is while compiling the files vhdl uses vcom command and verilog/systemvg use vlog. then compiling all the modules do i need to seperatethe module like
1.vcom (specifying vhdl files/modules)
2.vlog (specifying verilog/smvlg files/modules)?

Like rb I have a design which uses all three languages and I use a .do file to compile the design and run the simulation. The .do file has a set of vcom lines to compile the VHDL and then a vlog line to compile a file that contains all the design files in a single `include file.

Regards,
-alan
 

thank u alan...
I`m following ur way right now and i think i can get the things done. :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top