Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why PrimeTime doesn accept the Tcl constraints?

Status
Not open for further replies.
K

kptan

Newbie level 1
Joined
Nov 9, 2004
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
7
PrimeTime Constraints

Hi,

I have a design contains cell name like "\q_reg1" & "\auto".

PrimeTime has no problem reading in the verilog netlist.
However, PrimeTime does not accept the Tcl constraints if the specified cell name is "\auto". It has no problem if the cell name is "q_reg1".

Any idea why PrimeTime behaves like this? Any workaroud?

Thanks
 

Re: PrimeTime Constraints

I think you need directly use "auto" but "\auto" in constraint.Because PT have automatically convert it to "auto".
After read verilog, use "get_cell -hier *auto*" to find the cell's really name.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top