+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Junior Member level 2
    Points: 421, Level: 4

    Join Date
    Mar 2012
    Posts
    22
    Helped
    0 / 0
    Points
    421
    Level
    4

    ncverilog: ncelab error cuvmur

    I am currently having an issue with ncelab when using ncverilog in Virtuso. I keep getting error messages like the following:

    nfetx M1 ( .S(cds_globals.gnd_), .G(net11), .D(Y),
    |
    ncelab: *E,CUVMUR (./ihnl/cds0/netlist,18|8): instance 'test.top@counter<module>.U31@AND2X1<module>.M1' of design unit 'nfetx' is unresolved in 'worklib.AND2X1:verilog'.
    nfetx M2 ( .S(cds_globals.gnd_), .G(B), .D(hnet14),
    |
    ncelab: *E,CUVMUR (./ihnl/cds0/netlist,20|8): instance 'test.top@counter<module>.U31@AND2X1<module>.M2' of design unit 'nfetx' is unresolved

    Here is what I did:
    I synthesized a design with Design Compiler and then imported the verilog netlist into Virtuoso to create a schematic. Next, I opened NC-Verilog in Virtuoso and selected the schematic as the top level design. I initialized and generated the netlist for the design. However, I run into problems when I try to simulate.

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 2
    Points: 5,256, Level: 17

    Join Date
    Feb 2004
    Location
    USA
    Posts
    562
    Helped
    82 / 82
    Points
    5,256
    Level
    17

    Re: ncverilog: ncelab error cuvmur

    i think you need to import the library as well that has basic gates like AND2X1, etc



    •   AltAdvertisment

        
       

  3. #3
    Junior Member level 2
    Points: 421, Level: 4

    Join Date
    Mar 2012
    Posts
    22
    Helped
    0 / 0
    Points
    421
    Level
    4

    Re: ncverilog: ncelab error cuvmur

    Do you mean the the library with my standard cells? If so, I have a '.v' file associated with all the standard cells and also the normal library with schematic, symbol, and layout information for all the standard cells. Which one are you referring to? And also, how would I import it? Thanks.

    It seems like all of the errors are related to nfet and pfet instances within the standard cell gates used my design.
    Last edited by sonofflynn; 27th August 2012 at 21:40.



    •   AltAdvertisment

        
       

  4. #4
    Newbie level 2
    Points: 17, Level: 1

    Join Date
    Feb 2013
    Posts
    2
    Helped
    0 / 0
    Points
    17
    Level
    1

    Re: ncverilog: ncelab error cuvmur

    Quote Originally Posted by sonofflynn View Post
    I am currently having an issue with ncelab when using ncverilog in Virtuso. I keep getting error messages like the following:

    nfetx M1 ( .S(cds_globals.gnd_), .G(net11), .D(Y),
    |
    ncelab: *E,CUVMUR (./ihnl/cds0/netlist,18|8): instance 'test.top@counter<module>.U31@AND2X1<module>.M1' of design unit 'nfetx' is unresolved in 'worklib.AND2X1:verilog'.
    nfetx M2 ( .S(cds_globals.gnd_), .G(B), .D(hnet14),
    |
    ncelab: *E,CUVMUR (./ihnl/cds0/netlist,20|8): instance 'test.top@counter<module>.U31@AND2X1<module>.M2' of design unit 'nfetx' is unresolved

    Here is what I did:
    I synthesized a design with Design Compiler and then imported the verilog netlist into Virtuoso to create a schematic. Next, I opened NC-Verilog in Virtuoso and selected the schematic as the top level design. I initialized and generated the netlist for the design. However, I run into problems when I try to simulate.

    ncverilog requires files ordering for correct compilation. Otherwise you will got error.
    Example.
    assume we the following files
    a.v
    b.v
    and b module is instantiated in a.v file.
    so you should call ncverilog like this:

    ncverilog b.v
    ncverilog a.v

    otherwise you will got above mentioned ERROR
    I don't know what is the flag for ncverilog command to avoid ordering of verilog files ((

    - - - Updated - - -

    Does ncverilog have that flag ?



--[[ ]]--