Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PCB Layout verifiy design clearance error.

Status
Not open for further replies.
V

vikash23

Full Member level 2
Joined
Jul 31, 2012
Messages
133
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Activity points
2,676
Hi,
I am designing a PCB using PDA layout. When I verify the design I am getting clearance error. It says "Drill spacing violation. distance is 0.026002. it should be >=0.3 " , How can I solve this problem by changing the settings I really dont want to move the drills because the drilling is for a PCI express card slot connector.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top