Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulating switched cap converter using ideal elements

Status
Not open for further replies.

panchkapunch

Newbie level 6
Joined
Oct 16, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
Hi,

I am trying to design a switch cap DC-DC converter in Cadence (Spectre 6). I tried to use ideal switches and caps. With just an output cap, converter converged to desired value in transient simulation. When I tried to add a dc Iload in paralle to Cout (to model the loading circuitry behind it), the converter converged to weird values (MV)? Is there a way to get rid of this issue?

G
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top