shaiko
Advanced Member level 5
I'm using modelsim 6.5 to simulate a mixed language VHDL/Verilog design.
The VHDL section works well - However, not all Verilog 'reg's and 'wire's are added to the waveform view.
Any idea why ?
The VHDL section works well - However, not all Verilog 'reg's and 'wire's are added to the waveform view.
Any idea why ?