Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] LVS error using IBM 90n 9LP

Status
Not open for further replies.

pcca

Junior Member level 3
Joined
Oct 10, 2011
Messages
28
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,283
Location
Brazil
Activity points
1,552
Hi,

I already installed the IBM 90n 9LP design kit from MOSIS and designed an inverter layout to test DRC and LVS checking before starting use this DK.

During LVS running the following error ocurred:

ERROR (AVVSI-10001): Input layout is incomplete. If you still want to continue the run, remove undefined placements from the layout or set '?errorOnMissingMaster nil' option in the RSF-file. (The default value of parameter '?errorOnMissingMaster' is 't'.)
*WARNING* Error while building the VDB

I attached the error window and my Assura LVS configuration window.

error.pngassura_lvs_window.png

I am glade if someone help me.

Regards.
 

You use QRC rule for LVS, It may be wrong. QRC is a extract tool. Another possibility for incomplete layout is you use a wrong PDK.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top