+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Junior Member level 3
    Points: 1,594, Level: 9
    Achievements:
    7 years registered

    Join Date
    Oct 2011
    Location
    Brazil
    Posts
    28
    Helped
    4 / 4
    Points
    1,594
    Level
    9

    LVS error using IBM 90n 9LP

    Hi,

    I already installed the IBM 90n 9LP design kit from MOSIS and designed an inverter layout to test DRC and LVS checking before starting use this DK.

    During LVS running the following error ocurred:

    ERROR (AVVSI-10001): Input layout is incomplete. If you still want to continue the run, remove undefined placements from the layout or set '?errorOnMissingMaster nil' option in the RSF-file. (The default value of parameter '?errorOnMissingMaster' is 't'.)
    *WARNING* Error while building the VDB

    I attached the error window and my Assura LVS configuration window.

    Click image for larger version. 

Name:	error.png 
Views:	7 
Size:	7.5 KB 
ID:	77696Click image for larger version. 

Name:	assura_lvs_window.png 
Views:	20 
Size:	39.6 KB 
ID:	77697

    I am glade if someone help me.

    Regards.

    •   AltAdvertisement

        
       

  2. #2
    Member level 4
    Points: 2,413, Level: 11

    Join Date
    Dec 2004
    Posts
    78
    Helped
    2 / 2
    Points
    2,413
    Level
    11

    Re: LVS error using IBM 90n 9LP

    You use QRC rule for LVS, It may be wrong. QRC is a extract tool. Another possibility for incomplete layout is you use a wrong PDK.



--[[ ]]--