Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

To read two consecutive address location in one read cycle from FIFO

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
I have a FIFO of width 8 bit. I want to read 16 bit in one read cycle from that FIFO in every read cycle. How can I do that?
 

The FIFO must be redesigned to use 16 bit wide RAM, possibly with byte enable to allow byte accesses. Or operate the FIFO with double speed on the read side.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top