Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

which tool can i use to simulate and design the PGS inductor on si chip?

Status
Not open for further replies.

coolliu

Newbie level 1
Joined
Dec 21, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
hi everybody!
I'm a new guy for designing the ic.Now i want to design a PGS(Patterned Ground Shields) inductor on si chip. can i use the ASITIC to design PGS and get the parasitic parament .where can i get the TMSC18.dek FILE.
thank you for your concern.
 

Asitic is not very accurate, but it is nice to get a starting point ("quick & dirty"). You could manually create a ground shield by adding many ground wires.

For most technologies, the stackup is considered confidential and only shared under an NDA. After signing the NDA, you will get some process documentation which includes the stackup information, so that you can create the Asitic tech file.

If you want an accurate result, use **broken link removed**. This is also more accurate for RFIC work than the so called "full 3D solvers", and it is much better integrated into the Cadence design flow.

For Sonnet, you can import the stackup from the Assura procfile that comes with the Cadence design kit. If you want to create it manually, there is a stackup editor for Sonnet to visualize and edit the stackup as needed. https://muehlhaus.com/products/material-file-utility
 

Attachments

  • Sonnet for RFIC Overview.pdf
    648.2 KB · Views: 159

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top