+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Junior Member level 1
    Points: 394, Level: 4

    Join Date
    Oct 2011
    Location
    Egypt
    Posts
    19
    Helped
    1 / 1
    Points
    394
    Level
    4

    ASIC Physical implementation

    I can't understand the stages of physical implementation (including syntheses, scan
    insertion, PnR, timing and physical sign off).

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 3
    Points: 8,099, Level: 21
    Achievements:
    7 years registered
    yadavvlsi's Avatar
    Join Date
    Nov 2010
    Location
    Bangalore, India
    Posts
    978
    Helped
    487 / 487
    Points
    8,099
    Level
    21

    Re: ASIC Physical implementation




    •   AltAdvertisment

        
       

  3. #3
    Member level 2
    Points: 824, Level: 6
    Manochitra's Avatar
    Join Date
    Dec 2011
    Posts
    47
    Helped
    15 / 15
    Points
    824
    Level
    6

    Re: ASIC Physical implementation

    hi.........

    Synthesis:- Synthesis is to transfer the RTL code to gate level (technology dependent).

    Scan insertion:- The scan chain is an essential part of DFT strategy that improves a chip’s controllability and observability

    PnR:- Placement and Routing
    we place standard cells in the floorplan and the cells are routed.

    Timing:- Timing is used to check the balance between data and the clock given at the correct time.

    Physical Signoff:- It includes various steps like checking LVS and DRC errors...getting cdl,gds,lef,def files for the floorplan etc..



    •   AltAdvertisment

        
       

  4. #4
    Member level 5
    Points: 468, Level: 4

    Join Date
    May 2012
    Posts
    81
    Helped
    16 / 16
    Points
    468
    Level
    4

    Re: ASIC Physical implementation

    Well, the typical ASIC implementation stage involves other as well other than what you have written. In the industry, typically ASIC implementation involves the following:

    1. PLDRC
    * optional LVMEMBIST Insertion some companies prefer rtl level Membist insertion some prefer to insert in netlist
    2. CDC
    3. Synthesis
    4. STA (pre-layout)
    5. DFT (Scan-Insertion)
    6. STA (with DFT information)
    7. PD (here everything will happen like Floor planning, power planning, PG placement, Placement, pre-CTS, CTS, POst CTS, routing, EXtraction etc)
    8. Followed by STA (post-layout)
    9. GLS (Gate-level-simulation) with SDF (Standard Delay Format).
    10. Final FV (Formal Verification). This is a very important step which happen, during all the stages of implementation after synthesis till PD netlist. Since, ECO comes into the picture thus is is necessary to perform FV.
    11. Signoff
    12.Tapeout
    13. Then again GLS with ATPG once the silicon comes.


    cheers

    - - - Updated - - -

    Well, the typical ASIC implementation stage involves other as well other than what you have written. In the industry, typically ASIC implementation involves the following:

    1. PLDRC
    * optional LVMEMBIST Insertion some companies prefer rtl level Membist insertion some prefer to insert in netlist
    2. CDC
    3. Synthesis
    4. STA (pre-layout)
    5. DFT (Scan-Insertion)
    6. STA (with DFT information)
    7. PD (here everything will happen like Floor planning, power planning, PG placement, Placement, pre-CTS, CTS, POst CTS, routing, EXtraction etc)
    8. Followed by STA (post-layout)
    9. GLS (Gate-level-simulation) with SDF (Standard Delay Format).
    10. Final FV (Formal Verification). This is a very important step which happen, during all the stages of implementation after synthesis till PD netlist. Since, ECO comes into the picture thus is is necessary to perform FV.
    11. Signoff
    12.Tapeout
    13. Then again GLS with ATPG once the silicon comes.


    cheers



  5. #5
    Member level 3
    Points: 1,150, Level: 7

    Join Date
    Sep 2011
    Location
    Bangalore
    Posts
    61
    Helped
    15 / 15
    Points
    1,150
    Level
    7

    Re: ASIC Physical implementation


    Hi,
    Some points to add to the above content for some one who doesn't know.

    Some Companies prefer, at the Synthesis stage only scan insertion will happen (or) After DFT, again Synthesis will be performed for better optimization.
    this depends upon which tools they are using & other factors as well.

    Formal Verification or Logic Equivalence Checking:

    This will be performed at different stages as shown below.
    1. RTL Vs Synthesis Netlist
    2. Synthesis Netlist Vs Scan-Inserted Netlist
    3. Scan-Inserted Netlist Vs Netlist After PD
    4. Pre ECO Vs Post ECO

    LEC is must & important for singoff the design.

    regards,
    Subhash C



--[[ ]]--