Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help Needed on Drain Induced Barrier Lowering (DIBL) !!!

Status
Not open for further replies.

raki31

Member level 4
Joined
Oct 11, 2008
Messages
70
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Location
Hyderabad
Activity points
1,669
Hi All,

Can anyone plz explain some new methods introduced to reduce the DIBL :?:

Thanks,
raki
 

New methods, other than using longer than minimum channel length, and strong inversion operation mode?
 

In lower technologies (below 22nm), their is strong impact on Vt because of DIBL, So, what all the steps taken to overcome this either strong inversion operation mode or other than using longer than min channel length....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top