+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Newbie level 5
    Points: 230, Level: 2

    Join Date
    Mar 2012
    Posts
    10
    Helped
    0 / 0
    Points
    230
    Level
    2

    how to convert the layout into vhdl or verilog netlist or code?

    Hi

    I am new to cadence virtuoso, trying to do some timing analysis on the SRAM.

    I have built the SRAM cell layout using the cadence virtuoso .

    I would like to know how can i convert the layout into VHDL or Verilog codes or the netlist?

    And also would like to know which best tool to do timing analysis?

    •   AltAdvertisment

        
       

  2. #2
    Full Member level 1
    Points: 761, Level: 6

    Join Date
    Apr 2012
    Location
    India
    Posts
    107
    Helped
    23 / 23
    Points
    761
    Level
    6

    Re: how to convert the layout into vhdl or verilog netlist or code?

    Refer to cadence tutorial. You can get the netlist file of your layout only if there is a schematic corresponding to your layout. Check with some import option in menu.

    Also Xilinx ISE simulator is the best for doing timing analysis either by VHDL or Verilog code.

    All the best.



    •   AltAdvertisment

        
       

  3. #3
    Super Moderator
    Points: 51,227, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,045
    Helped
    2622 / 2622
    Points
    51,227
    Level
    55

    Re: how to convert the layout into vhdl or verilog netlist or code?

    Quote Originally Posted by Prashanth.vinnakota View Post
    You can get the netlist file of your layout only if there is a schematic corresponding to your layout.
    That's not quite correct, I think: The extraction tool (diva, assura, calibre) can extract a netlist from a layout -- it doesn't need a corresponding schematic for this. Only the LVS tool needs it.

    If the layout has correctly labeled node and pin names, the extracted netlist will contain these.



    •   AltAdvertisment

        
       

  4. #4
    Full Member level 1
    Points: 761, Level: 6

    Join Date
    Apr 2012
    Location
    India
    Posts
    107
    Helped
    23 / 23
    Points
    761
    Level
    6

    Re: how to convert the layout into vhdl or verilog netlist or code?

    Yes. Thats true. Thanks for the info.



  5. #5
    Newbie level 5
    Points: 230, Level: 2

    Join Date
    Mar 2012
    Posts
    10
    Helped
    0 / 0
    Points
    230
    Level
    2

    Re: how to convert the layout into vhdl or verilog netlist or code?

    Quote Originally Posted by Prashanth.vinnakota View Post
    Yes. Thats true. Thanks for the info.
    Thanks for the info.



--[[ ]]--